

Features:

- Driven directly with IC and MOS device.
- Feature proprietary, void-free glass passivate chips.
- Available in voltage ratings from 200 to 600 volts. (VDRM and VRRM)
- Sensitive gate trigger current.
- Designed for high volume, line-powered control application in relay lamp drivers for large thyristors.

Pin Configuration – TOP VIEW



Ordering Information





Absolute Maximum Ratings (T_a = 25 °C)

Parameter	Symbol	Value	Unit
Peak Repetitive Off-State Voltage ⁴⁾ (T _J = -40 °C to 110 °C, Sine Wave, 50 to 60 Hz, Gate Open) MCR100-4U MCR100-6U MCR100-8U	V _{drm} , V _{rrm}	200 400 600	V
On-State RMS Current (T _c = 80 °C) 180° Conduction Angles	I _{T(RMS)}	0.8	А
Peak Non-Repetitive Surge Current (1/2 Cycle, Sine Wave, 60 Hz, TJ = 25 °C)	I _{TSM}	10	А
Circuit Fusing Considerations (t = 8.3 ms)	l ² t	0.415	A ² s
Forward Peak Gate Power (Pulse Width ≤ 1 µs)	P _{GM}	0.1	W
Forward Average Gate Power (t = 8.3 ms)	P _{G(AV)}	0.1	W
Peak Gate Current – Forward (Pulse Width \leq 1 µs)	I _{GM}	1	А
Peak Gate Voltage – Reverse (Pulse Width ≤ 1 μs)	V _{GRM}	5	V
Operating Junction Temperature Range	TJ	- 40 to + 110	°C
Storage Temperature Range	Ts	- 40 to + 150	°C
Characteristics at T _a = 25 °C	-	•	
Parameter	Symbol	Max.	Unit
Peak Forward or Reverse Blocking Current ²⁾ at V_D = Rated V_{DRM} and V_{RRM} , R_{GK} = 1 K Ω	I _{drm} , I _{rrm}	10	μA
Peak Forward On-State Voltage ¹⁾ at I _{TM} = 1 A Peak	V _{TM}	1.7	V
Gate Trigger Current ³⁾ at V_{AK} = 7 V, R_L = 100 Ω	I _{GT}	200	μA
Holding Current ²⁾ at V _{AK} = 7 V, Initiating Current = 20 mA T_{C} = 25 °C T_{C} = - 40 °C	I _H	5 10	mA
Latch Current at V_{AK} = 7 V, Ig = 200 µA T_{C} = 25 °C T_{C} = - 40 °C	ار	10 15	mA
$ \begin{array}{c} \mbox{Gate Trigger Voltage} \ ^{3)} \\ \mbox{at } V_{AK} = 7 \ V, \ R_L = 100 \ \Omega \\ T_C = -40 \ ^{\circ}C \end{array} \end{array} $	V _{GT}	0.8	V

¹⁾ Indicates pulse test width ≤ 1 ms, duty cycle $\leq 1\%$ ²⁾ R_{GK} = 1 K Ω included in measurement ³⁾ Does not include R_{GK} in measurement ⁴⁾ V_{DRM} and V_{RRM} for all types can be applied on continuous basis. Ratings apply for zero negative gate voltage; however, positive gate voltage shall not be applied concurrent with negative potential on the anode. Blocking voltages shall not be tested with a constant current source such that the voltage ratings of the devices are exceeded.





Figure 5. Typical RMS Current Derating





SOT-89 Package Outline Drawing







1000	Resta
	N/24

[JEDEC S	STD POD	CURRE	NT POD	
	MIN	MAX	MIN	MAX	
A	0.055	0.063	0.055	0.063	
В	0.017	0.022	0.017	0.022	
B1	0.014	0.019	0.014	0.019	
C	0.014	0.017	0.014	0.017	
D	0.173	0.181	0.173	0.181	
D1	0.064	0.072	0.066	0.070	
E	0.090	0.102	0.090	0.099	
E1	0.084	0.090	0.084	0.086	
6	0.059	BSC	0.059		
01	0.118	BSC	0.118		
H	0.155	0.167	0.155	0.167	
L	0.035	0.047	0.035	0.047	

NOTE: ALL DIMENSION ARE IN INCHES

NOTE:

1. TOP PACKAGE ANGLE IS 9" +1"/-2" TOLERANCE. BOTTOM

PACKAGE ANGLE IS 3" MAX. 2. PACKAGE CORNER RADIUS IS 5 MILS MAX ON ALL CORNERS.

3. SHINNY PACKAGE FINISH ON ALL SIDES EXCEPT TOP SIDE

FINISH IS MINIMUM MATTE OF 10-14VDI.



TO-92 Package Outline Drawing





SOIC 8L Package Outline Drawing





TO-92 Taping Specifications



SYMBOL	MBOL DESCRIPTION		NOMINAL		TOLERANCES			
		VALUE		MIN		MAX		
		mm	inch	mm	inch	mm	inch	
С	Bottom of Component to seating Plane	2.50	0.098	1.5	0.059	4.00	0.157	
D	Feed Hole Diameter	4.0	0.157	3.8	0.150	4.2	0.165	
F1/F2	Lead Pitch (Left/ Right)	2.54	0.100	2.4	0.094	2.8	0.110	
н	Height of Seating Plane	16	0.630	15.5	0.610	16.5	0.650	
H2A	Deflection (Left or Right)	0.50	0.020	0	0	0.50	0.020	
H2B	Deflection (Front or Rear)	1.0	0.039	0	0	1.0	0.039	
H2	Feed Hole to Bottom of Component	18.75	0.738	18.00	0.709	19.5	0.768	
H3	Feed Hole Center to Overall Transistor Height	23.32	0.918	22.52	0.887	24.12	0.949	
L	Defective Unit Clipped Dimension	-	-	-	-	11	0.433	
L1	Leadwire Enclosure	2.50	0.098	2.50	0.098	-	-	
Р	Feed Hole Pitch	12.7	0.500	12.40	0.488	13.0	0.512	
P1	Center Lead to Center Lead	12.7	0.500	12.2	0.500	13.2	0.520	
P2	Center of Feed Hole to Center Lead	6.35	0.250	6.0	0.234	6.75	0.266	
P3 (P2-F1)	First Lead Spacing Dimension	3.75	0.148	3.6	0.142	3.95	0.156	
T(t+t1+T1)	Overall Taped Package Thickness	-	-	-	-	1.55	0.061	
W1	Edge to Sprocket Hole Center	9.0	0.354	8.50	0.335	9.50	0.374	
W2	Adhesive Tape Position	0.3	0.010	0	0	0.50	0.020	
Note:T1 refe	Note:T1 refer to T0-92 POD letter b							
W refer	tocarrier tape specs section 7.2.3.4.3							
W3 refer to adhesive tape specs section 7.2.4.4								
t refer t	to carrier tape specs section 7.2.4.3							

• Standard Taping Style (Ammo Pack)





Surface Mountable Tape and Reel Specifications

• PART ORIENTATION

DIRECTION OF FEED



DIRECTION OF FEED

• REEL ORIENTATION



• TAPE and REEL GUIDELINES

Package Type	Std. Qty per Reel	Embossed Carrier Tape	Cover Tape	Heat/Temp Setting	Sealing Pressure	Taping Speed	Tape Leader/Trailer	Take-up Reel Size	Peel Strength															
8L NB SOIC	2500	AC90.0P2	ABX0133 (13mm)	146 +/-3 °C																				
8L NB SOIC	2500	S08.CP	-																					
8L NB SOIC	2500	S08NP2 CL3 22B3 L90 W12	9.2MM		15 to 35 psi	2-4 mm/sec	18" to 22"	13ӯ	20 to 70 gram force															
8L NB SOIC	2500	-																						
SOT-89	2500	-	ABX0133 (13.3mm)																					
		SOT89 C.P	-																					
Note: Embossed Carrier Tape and Cover Tape is depending on SLI supplier.																								